[rtl] Debug module integration#614
Open
marnovandermaas wants to merge 12 commits into
Open
Conversation
marnovandermaas
requested review from
elliotb-lowrisc,
engdoreis,
raylau1 and
ziuziakowska
marnovandermaas
force-pushed
the
dbg-module
branch
2 times, most recently
from
10f249a to
973d94d
Compare
This comment was marked as outdated.
This comment was marked as outdated.
marnovandermaas
force-pushed
the
dbg-module
branch
2 times, most recently
from
d7001d4 to
f1b1013
Compare
This comment was marked as outdated.
This comment was marked as outdated.
marnovandermaas
force-pushed
the
dbg-module
branch
from
f1b1013 to
95e6543
Compare
Collaborator
Author
|
Marked this pull request as ready for review again because both the FPGA tests are passing and the expect GDB script seems to pass as well. |
raylau1
reviewed
Jun 18, 2026
This includes vendoring the debug module in and including it in the chip top. The CVA6 halt and exception addresses are fed in through the top and the debug module address is fed into the debug module. It also marks the license as Solderpad license for the Pulp debug module. Co-authored-by: Alexandre Joannou <alexandre@capabilitieslimited.co.uk> Co-authored-by: Jonathan Woodruff <jonathan.woodruff@capabilitieslimited.co.uk> Co-authored-by: Ray Lau <ray.lau@lowrisc.org> Co-authored-by: Marno van der Maas <mvdmaas+git@lowrisc.org>
marnovandermaas
force-pushed
the
dbg-module
branch
from
9e8586a to
0025e65
Compare
The Verilator config allows program buffer access as fallback Disable GDB hardware breakpoints since these are not supported by the current CVA6 configuration and the trigger_module.sv doesn't work out of the box when enabled. This issue is tracked here: Capabilities-Limited/cheri-cva6#80 Co-authored-by: Marno van der Maas <mvdmaas+git@lowrisc.org>
With 2 hosts on the primary AXI crossbar, the device-side ID needs to be 1 bit ($clog2(AxiXbarHosts)) wider than the host-side ID. This commit adds device-side AXI types and improves comments about AXI ID widths in top_pkg.sv.
The debug module top now track pending resets and only acknowledges the reset when the core is ready to fetch again.
This is so the debug module knows when the CVA6 is ready to start fetching again.
This only works when SPI device is disconnected.
Before this you could not pass an SramInitFile into the core file.
This is necessary to have an example that doesn't actually exit the simulator.
marnovandermaas
force-pushed
the
dbg-module
branch
from
0025e65 to
190a3a6
Compare
Collaborator
Author
|
The last push changes the ID code to 0x200 instead of 0x102 as per discussion in this PR: lowRISC/part-number-registry#9 |
This adds a shell script that launches Verilator, OpenOCD and GDB. GDB is run through an expect script.
marnovandermaas
force-pushed
the
dbg-module
branch
from
190a3a6 to
ee5b42b
Compare
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
3 participants
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
This integrates the debug module into Mocha. It is testable out of the box with Verilator and the JTAG DPI, but on FPGA you must generate a new bitstream. For convenience I have attached a bitstream for those that want to test on FPGA.
mocha_debug_module_spi_disabled.zip
Closes: #303