Skip to content

feat(verilog): index Verilog/SystemVerilog, resolve port bindings, signal access and build profiles - #1875

Open
danusha2345 wants to merge 10 commits into
colbymchenry:mainfrom
danusha2345:feat/hdl-verilog-semantics
Open

danusha2345 wants to merge 10 commits into
colbymchenry:mainfrom
danusha2345:feat/hdl-verilog-semantics

fix(hdl): keep a profile switch pending when its sources could not be…

edb652f
Select commit
Loading
Failed to load commit list.

Workflow runs completed with no jobs