VMMR0/target-x86: hmR0SvmEvaluatePendingEvent fixes - #866
Open
Teknomancer wants to merge 1 commit into
Open
Teknomancer wants to merge 1 commit into
Teknomancer wants to merge 1 commit into
Conversation
…lear interrupt-window after injecting NMI. This also fixes the cases where we might try to inject an PIC interrupt after injecting an NMI (would result in a debug assertion). There is a very slight optimization in that if an interrupt is pending while injecting an NMI, we immediately set the interrupt-window pending so we get a VMEXIT earlier rather than evaluating in the next arbitrary VMEXIT opportunity. The overall logic now incidentally also matches the VMX code's counterpart but adapted to AMD-V specifics.
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
VMMR0/target-x86: Fix hmR0SvmEvaluatePendingEvent so that we always clear interrupt-window after injecting NMI.
This also fixes the cases where we might try to inject an PIC interrupt after injecting an NMI (would result in a debug assertion).
There is a very slight optimization in that if an interrupt is pending while injecting an NMI, we immediately set the interrupt-window pending so we get a #VMEXIT earlier rather than evaluating in the next arbitrary #VMEXIT opportunity.
The overall logic now incidentally also matches the VMX code's counterpart but adapted to AMD-V specifics.