Skip to content

fix(CPSW-EST): fix cycle time unit typo in EST configuration example #825

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
cshilwant merged 1 commit into from
Nov 5, 2026
Merged

fix(CPSW-EST): fix cycle time unit typo in EST configuration example #825

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 1 addition & 1 deletion source/linux/Foundational_Components/Kernel/Kernel_Drivers/Network/CPSW-EST.rst
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -66,7 +66,7 @@ Here are the steps to configure this schedule.
# S - SetGateStates operation
# 4 - Bit mask showing bit 2 set (Q2/TC2)
# 125000 - 125000 nsecs (125 usecs ) duration of Gate open
# The cycle-time is 500 msec
# The cycle-time is 500 usecs

#enable classifier. Classifier is used to mark the packet based on packet meta data. For example UDP port
#number
Expand Down
Loading