A pipelined RISC-V CPU in Verilog with dynamic branch prediction, hazard handling, and optimized matrix multiplication using the Karatsuba Algorithm.
StargazerX0/RISC-V-Processor
Folders and files
| Name | Name | Last commit date | ||
|---|---|---|---|---|
| Name | Name | Last commit date | ||
|---|---|---|---|---|
A pipelined RISC-V CPU in Verilog with dynamic branch prediction, hazard handling, and optimized matrix multiplication using the Karatsuba Algorithm.