[OMNIML-5100] specdec_bench cell t1_d7 — nvidia/NVIDIA-Nemotron-3-Super-120B-A12B-BF16 / MTP / vllm#1715
[OMNIML-5100] specdec_bench cell t1_d7 — nvidia/NVIDIA-Nemotron-3-Super-120B-A12B-BF16 / MTP / vllm#1715ChenhanYu wants to merge 2 commits into
Conversation
Signed-off-by: Pensieve Intern Agent <chenhany@nvidia.com>
|
Important Review skippedDraft detected. Please check the settings in the CodeRabbit UI or the ⚙️ Run configurationConfiguration used: Path: .coderabbit.yaml Review profile: CHILL Plan: Enterprise Run ID: You can disable this status message by setting the Use the checkbox below for a quick retry:
✨ Finishing Touches🧪 Generate unit tests (beta)
Comment |
Codecov Report✅ All modified and coverable lines are covered by tests. Additional details and impacted files@@ Coverage Diff @@
## main #1715 +/- ##
=======================================
Coverage 77.12% 77.12%
=======================================
Files 511 511
Lines 56236 56236
=======================================
Hits 43374 43374
Misses 12862 12862
Flags with carried forward coverage won't be shown. Click here to find out more. ☔ View full report in Codecov by Harness. 🚀 New features to boost your workflow:
|
Adds the shared SPEED-bench MTP/vLLM parent YAML for NVIDIA-Nemotron-3-Super-120B-A12B-BF16. Cell t1_d7 was submitted separately via slurm as cicd_1781406247.